Diagnosing Delay Faults in Combinational Circuits under the Ambiguous Delay Model
نویسندگان
چکیده
In our previous paper [9] we presented a pathtracing method of multiple gate delay fault diagnosis in combinational circuits. In this paper, we propose an improved method that uses the ambiguous delay model. This delay model makes provision for parameter variations in the manufacturing process of ICs. For the effectiveness of the current method, we propose a timed 8-valued simulation and some new diagnostic rules. Furthermore, we introduce a preparatory process that speeds up diagnosis. Also, at the end of diagnosis, additional information from the results of the preparatory process makes it possible to distinguish between non-existent faults and undiagnosed faults. key words: combinational circuit, ambiguous delay model, multiple fault diagnosis, path-tracing method
منابع مشابه
Fault simulation and test generation for small delay faults
Fault Simulation and Test Generation for Small Delay Faults. (December 2006) Wangqi Qiu, B.S., Fudan University, China Chair of Advisory Committee: Dr. Duncan M. Walker Delay faults are an increasingly important test challenge. Traditional delay fault models are incomplete in that they model only a subset of delay defect behaviors. To solve this problem, a more realistic delay fault model has b...
متن کاملAnalyzing and improving delay defect tolerance in pipelined combinational circuits
In this paper, we consider the problems of identiication of delay-fault-sensitive components in a pipelined combinational circuit, and of circuit modiication to improve the circuit's tolerance of delay faults. The results assume purely combinational logic, and xed gate delays calculated under oating delay mode.
متن کاملApplication of Functional Delay Tests for Testing of Transition Faults and vice Versa
Rapid advances of semiconductor technology lead to higher circuit integration as well as higher operating frequencies. The statistical variations of the parameters during the manufacturing process as well as physical defects in integrated circuits can sometimes degrade circuit performance without altering its logic functionality. These faults are called delay faults. In this paper we consider t...
متن کاملA BIST TPG Approach for Interconnect Testing With the IEEE 1149.1 STD
On Compact Test Sets for Multiple Stuck-At Faults for Large Circuits p. 20 Identification of Feedback Bridging Faults with Oscillation p. 25 Delay Fault and Memory Test Defining SRAM Resistive Defects and Their Simulation Stimuli p. 33 Vector-Based Functional Fault Models for Delay Faults p. 41 Easily Path Delay Fault Testable Non-Restoring Cellular Array Dividers p. 47 March Tests for Word-Ori...
متن کاملStudies on Design for Delay Testability and Delay Test Generation for Sequential Circuits
VLSI (Very Large Scale Integration) circuits are basic components of today’s complex digital systems. In order to realize dependable digital systems, VLSI circuits should be highly reliable. VLSI testing plays an important role in satisfying this requirement. VLSI testing is to check whether faults exist in a circuit, and it consists of two main phases: test generation and test application. In ...
متن کامل